A new class of convex functions for delay modeling and its application to the transistor sizing problem

Kishore Kasamsetty, Mahesh Ketkar, Sachin S. Sapatnekar

Research output: Contribution to journalArticlepeer-review

57 Scopus citations

Abstract

Abstract-This paper derives a methodology for developing accurate convex delay models to be used for transistor sizing. A new rich class of convex functions to model gate delay is presented and the circuit delay under such a model is shown to be equivalent to a convex function. The richness of these functions is exploited to accurately model gate delay for modern designs. Since the delay under this model is a convex function, optimal sizing algorithms based on convex programming techniques are applied with the new delay model. Experimental results demonstrating the accuracy of proposed model are presented along with results of sizing various test circuits.

Original languageEnglish (US)
Pages (from-to)779-788
Number of pages10
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume19
Issue number7
DOIs
StatePublished - 2000

Bibliographical note

Funding Information:
Manuscript received August 31, 1998; revised January 12, 2000. This work is supported in part by a gift from Intel Corporation, by the National Science Foundation (NSF) under contract CCR-9800992, and by the Semiconductor Research Corporation (SRC) under contract 98-DJ-609. This paper was recommended by Associate Editor M. Pedram The authors are with the Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN 55455 USA. Publisher Item Identifier S 0278-0070(00)05858-9.

Fingerprint

Dive into the research topics of 'A new class of convex functions for delay modeling and its application to the transistor sizing problem'. Together they form a unique fingerprint.

Cite this