A method for correcting the functionality of a wire-pipelined circuit

Vidyasagar Nookala, Sachin S Sapatnekar

Research output: Contribution to journalConference articlepeer-review

20 Scopus citations

Abstract

As across-chip interconnect delays can exceed a clock cycle, wire pipelining becomes essential in high performance designs. Although it allows higher clock frequencies, it may change the microarchitecture altogether because of the arbitrary increase in the latencies of the paths and cycles of the circuit. This paper proposes a method to regain the functionality of a wire-pipelined circuit. In this approach, increased cycle latencies are compensated by slowing down the issue rate of the inputs. Our method finds the optimal value of the slowdown required for a circuit as it directly affects the throughput of the circuit. We also incorporate area minimization in our formulation to minimize the number of extra flip-flops added to the circuit. The formulation is tested on circuits derived from ISCAS benchmarks and the results suggest that wire pipelining increases the overall throughput in most of the cases.

Original languageEnglish (US)
Pages (from-to)570-575
Number of pages6
JournalProceedings - Design Automation Conference
StatePublished - Sep 20 2004
EventProceedings of the 41st Design Automation Conference - San Diego, CA, United States
Duration: Jun 7 2004Jun 11 2004

Keywords

  • Synchronous design
  • Wire pipelining

Fingerprint Dive into the research topics of 'A method for correcting the functionality of a wire-pipelined circuit'. Together they form a unique fingerprint.

Cite this