A majority logic synthesis framework for adiabatic quantum-flux-parametron superconducting circuits

Ruizhe Cai; Olivia Chen; Ao Ren; Ning Liu; Caiwen Ding; Nobuyuki Yoshikawa; Yanzhi Wang

doi:10.1145/3299874.3317980

A majority logic synthesis framework for adiabatic quantum-flux-parametron superconducting circuits

Ruizhe Cai, Olivia Chen, Ao Ren, Ning Liu, Caiwen Ding, Nobuyuki Yoshikawa, Yanzhi Wang

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

27 Scopus citations

Abstract

Adiabatic Quantum-Flux-Parametron (AQFP) logic is an adiabatic superconductor logic that has been proposed as alternative to CMOS logic with extremely high energy efficiency. In AQFP technology, majority-based gates have the same area as two-input AND/OR gates while offering more complex logic. Therefore, majority-based logic (MAJ) is more preferred than and-or-inverter-based logic (AOI) to implement logic functions in AQFP for higher energy efficiency. In this paper, we propose a majority gates synthesis framework for AQFP circuits that is capable of converting any AOI netlist to its corresponding MAJ netlist by mapping all feasible three-input sub-netlists to corresponding MAJ based implementations. In addition, the proposed tool can insert the optimal amount of buffers and splitters for equivalent delay as required in the AQFP technology. Experimental results suggest that the proposed method can reduce delay and area by up to 60.00% and 60.98%, respectively.

Original language	English (US)
Title of host publication	GLSVLSI 2019 - Proceedings of the 2019 Great Lakes Symposium on VLSI
Publisher	Association for Computing Machinery
Pages	189-194
Number of pages	6
ISBN (Electronic)	9781450362528
DOIs	https://doi.org/10.1145/3299874.3317980
State	Published - May 13 2019
Externally published	Yes
Event	29th Great Lakes Symposium on VLSI, GLSVLSI 2019 - Tysons Corner, United States Duration: May 9 2019 → May 11 2019

Publication series

Name	Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Conference

Conference	29th Great Lakes Symposium on VLSI, GLSVLSI 2019
Country/Territory	United States
City	Tysons Corner
Period	5/9/19 → 5/11/19

Bibliographical note

Publisher Copyright:
© 2019 ACM.

Keywords

Aqfp
Logic synthesis
Majority gates
Superconducting electronics

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Publisher link

10.1145/3299874.3317980

Find It

Find It at U of M Libraries

Cite this

Cai, R., Chen, O., Ren, A., Liu, N., Ding, C., Yoshikawa, N., & Wang, Y. (2019). A majority logic synthesis framework for adiabatic quantum-flux-parametron superconducting circuits. In GLSVLSI 2019 - Proceedings of the 2019 Great Lakes Symposium on VLSI (pp. 189-194). Article 3317980 (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI). Association for Computing Machinery. https://doi.org/10.1145/3299874.3317980

A majority logic synthesis framework for adiabatic quantum-flux-parametron superconducting circuits. / Cai, Ruizhe; Chen, Olivia; Ren, Ao et al.
GLSVLSI 2019 - Proceedings of the 2019 Great Lakes Symposium on VLSI. Association for Computing Machinery, 2019. p. 189-194 3317980 (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Cai, R, Chen, O, Ren, A, Liu, N, Ding, C, Yoshikawa, N & Wang, Y 2019, A majority logic synthesis framework for adiabatic quantum-flux-parametron superconducting circuits. in GLSVLSI 2019 - Proceedings of the 2019 Great Lakes Symposium on VLSI., 3317980, Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI, Association for Computing Machinery, pp. 189-194, 29th Great Lakes Symposium on VLSI, GLSVLSI 2019, Tysons Corner, United States, 5/9/19. https://doi.org/10.1145/3299874.3317980

Cai R, Chen O, Ren A, Liu N, Ding C, Yoshikawa N et al. A majority logic synthesis framework for adiabatic quantum-flux-parametron superconducting circuits. In GLSVLSI 2019 - Proceedings of the 2019 Great Lakes Symposium on VLSI. Association for Computing Machinery. 2019. p. 189-194. 3317980. (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI). doi: 10.1145/3299874.3317980

@inproceedings{bd9cbe6b1dee48bab6c194a6478d0047,

title = "A majority logic synthesis framework for adiabatic quantum-flux-parametron superconducting circuits",

abstract = "Adiabatic Quantum-Flux-Parametron (AQFP) logic is an adiabatic superconductor logic that has been proposed as alternative to CMOS logic with extremely high energy efficiency. In AQFP technology, majority-based gates have the same area as two-input AND/OR gates while offering more complex logic. Therefore, majority-based logic (MAJ) is more preferred than and-or-inverter-based logic (AOI) to implement logic functions in AQFP for higher energy efficiency. In this paper, we propose a majority gates synthesis framework for AQFP circuits that is capable of converting any AOI netlist to its corresponding MAJ netlist by mapping all feasible three-input sub-netlists to corresponding MAJ based implementations. In addition, the proposed tool can insert the optimal amount of buffers and splitters for equivalent delay as required in the AQFP technology. Experimental results suggest that the proposed method can reduce delay and area by up to 60.00% and 60.98%, respectively.",

keywords = "Aqfp, Logic synthesis, Majority gates, Superconducting electronics",

author = "Ruizhe Cai and Olivia Chen and Ao Ren and Ning Liu and Caiwen Ding and Nobuyuki Yoshikawa and Yanzhi Wang",

note = "Publisher Copyright: {\textcopyright} 2019 ACM.; 29th Great Lakes Symposium on VLSI, GLSVLSI 2019 ; Conference date: 09-05-2019 Through 11-05-2019",

year = "2019",

month = may,

day = "13",

doi = "10.1145/3299874.3317980",

language = "English (US)",

series = "Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",

publisher = "Association for Computing Machinery",

pages = "189--194",

booktitle = "GLSVLSI 2019 - Proceedings of the 2019 Great Lakes Symposium on VLSI",

}

TY - GEN

T1 - A majority logic synthesis framework for adiabatic quantum-flux-parametron superconducting circuits

AU - Cai, Ruizhe

AU - Chen, Olivia

AU - Ren, Ao

AU - Liu, Ning

AU - Ding, Caiwen

AU - Yoshikawa, Nobuyuki

AU - Wang, Yanzhi

PY - 2019/5/13

Y1 - 2019/5/13

N2 - Adiabatic Quantum-Flux-Parametron (AQFP) logic is an adiabatic superconductor logic that has been proposed as alternative to CMOS logic with extremely high energy efficiency. In AQFP technology, majority-based gates have the same area as two-input AND/OR gates while offering more complex logic. Therefore, majority-based logic (MAJ) is more preferred than and-or-inverter-based logic (AOI) to implement logic functions in AQFP for higher energy efficiency. In this paper, we propose a majority gates synthesis framework for AQFP circuits that is capable of converting any AOI netlist to its corresponding MAJ netlist by mapping all feasible three-input sub-netlists to corresponding MAJ based implementations. In addition, the proposed tool can insert the optimal amount of buffers and splitters for equivalent delay as required in the AQFP technology. Experimental results suggest that the proposed method can reduce delay and area by up to 60.00% and 60.98%, respectively.

AB - Adiabatic Quantum-Flux-Parametron (AQFP) logic is an adiabatic superconductor logic that has been proposed as alternative to CMOS logic with extremely high energy efficiency. In AQFP technology, majority-based gates have the same area as two-input AND/OR gates while offering more complex logic. Therefore, majority-based logic (MAJ) is more preferred than and-or-inverter-based logic (AOI) to implement logic functions in AQFP for higher energy efficiency. In this paper, we propose a majority gates synthesis framework for AQFP circuits that is capable of converting any AOI netlist to its corresponding MAJ netlist by mapping all feasible three-input sub-netlists to corresponding MAJ based implementations. In addition, the proposed tool can insert the optimal amount of buffers and splitters for equivalent delay as required in the AQFP technology. Experimental results suggest that the proposed method can reduce delay and area by up to 60.00% and 60.98%, respectively.

KW - Aqfp

KW - Logic synthesis

KW - Majority gates

KW - Superconducting electronics

UR - http://www.scopus.com/inward/record.url?scp=85076819284&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85076819284&partnerID=8YFLogxK

U2 - 10.1145/3299874.3317980

DO - 10.1145/3299874.3317980

M3 - Conference contribution

AN - SCOPUS:85076819284

T3 - Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

SP - 189

EP - 194

BT - GLSVLSI 2019 - Proceedings of the 2019 Great Lakes Symposium on VLSI

PB - Association for Computing Machinery

T2 - 29th Great Lakes Symposium on VLSI, GLSVLSI 2019

Y2 - 9 May 2019 through 11 May 2019

ER -

A majority logic synthesis framework for adiabatic quantum-flux-parametron superconducting circuits

Abstract

Publication series

Conference

Bibliographical note

Keywords

UN SDGs

Publisher link

Find It

Other files and links

Fingerprint

Cite this