A fully integrated digital LDO with built-in adaptive sampling and active voltage positioning using a beat-frequency quantizer

Somnath Kundu, Muqing Liu, Shi Jie Wen, Richard Wong, Chris H. Kim

Research output: Contribution to journalArticle

Abstract

This paper proposes a fully integrated digital low-dropout (DLDO) regulator using a beat-frequency (BF) quantizer implemented in a 65-nm low power (LP) CMOS technology. A time-based approach, replacing the conventional voltage quantizer by a pair of voltage-controlled oscillator and a time quantizer, makes the design highly digital. A D-flip-flop is utilized as a BF generator, which is used as the sampling clock for the DLDO. The variable sampling frequency in the BF DLDO can achieve fast response, LP consumption, and excellent stability at the same time. In addition to that, the DLDO has a built-in active voltage positioning (AVP) for lower peak-to-peak voltage deviation during load step. The load capacitor is only 40 pF, and the total core area of the DLDO is 0.0374 mm2. A 50-mA step in load current produces a voltage droop of 108 mV, which is recovered in 1.24 μs. It can operate for a wide input voltage from 0.6 to 1.2 V while generating a 0.4-1.1-V output for a maximum load current of 100 mA. The peak current efficiency is 99.5% and the figure of merit (FOM) is 1.38 ps.

LanguageEnglish (US)
Article number8478195
Pages109-120
Number of pages12
JournalIEEE Journal of Solid-State Circuits
Volume54
Issue number1
DOIs
StatePublished - Jan 1 2019

Fingerprint

Sampling
Electric potential
Flip flop circuits
Variable frequency oscillators
Clocks
Electric power utilization
Capacitors

Keywords

  • Active voltage positioning (AVP)
  • adaptive sampling
  • analog-to-digital converter (ADC)
  • low dropout (LDO) regulator
  • time quantizer
  • voltage regulator
  • voltage-controlled oscillator (VCO)
  • voltage-to-time converter

Cite this

A fully integrated digital LDO with built-in adaptive sampling and active voltage positioning using a beat-frequency quantizer. / Kundu, Somnath; Liu, Muqing; Wen, Shi Jie; Wong, Richard; Kim, Chris H.

In: IEEE Journal of Solid-State Circuits, Vol. 54, No. 1, 8478195, 01.01.2019, p. 109-120.

Research output: Contribution to journalArticle

@article{dfbe63c5d06a449fb7efa5efd9b1064c,
title = "A fully integrated digital LDO with built-in adaptive sampling and active voltage positioning using a beat-frequency quantizer",
abstract = "This paper proposes a fully integrated digital low-dropout (DLDO) regulator using a beat-frequency (BF) quantizer implemented in a 65-nm low power (LP) CMOS technology. A time-based approach, replacing the conventional voltage quantizer by a pair of voltage-controlled oscillator and a time quantizer, makes the design highly digital. A D-flip-flop is utilized as a BF generator, which is used as the sampling clock for the DLDO. The variable sampling frequency in the BF DLDO can achieve fast response, LP consumption, and excellent stability at the same time. In addition to that, the DLDO has a built-in active voltage positioning (AVP) for lower peak-to-peak voltage deviation during load step. The load capacitor is only 40 pF, and the total core area of the DLDO is 0.0374 mm2. A 50-mA step in load current produces a voltage droop of 108 mV, which is recovered in 1.24 μs. It can operate for a wide input voltage from 0.6 to 1.2 V while generating a 0.4-1.1-V output for a maximum load current of 100 mA. The peak current efficiency is 99.5{\%} and the figure of merit (FOM) is 1.38 ps.",
keywords = "Active voltage positioning (AVP), adaptive sampling, analog-to-digital converter (ADC), low dropout (LDO) regulator, time quantizer, voltage regulator, voltage-controlled oscillator (VCO), voltage-to-time converter",
author = "Somnath Kundu and Muqing Liu and Wen, {Shi Jie} and Richard Wong and Kim, {Chris H.}",
year = "2019",
month = "1",
day = "1",
doi = "10.1109/JSSC.2018.2870558",
language = "English (US)",
volume = "54",
pages = "109--120",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - A fully integrated digital LDO with built-in adaptive sampling and active voltage positioning using a beat-frequency quantizer

AU - Kundu, Somnath

AU - Liu, Muqing

AU - Wen, Shi Jie

AU - Wong, Richard

AU - Kim, Chris H.

PY - 2019/1/1

Y1 - 2019/1/1

N2 - This paper proposes a fully integrated digital low-dropout (DLDO) regulator using a beat-frequency (BF) quantizer implemented in a 65-nm low power (LP) CMOS technology. A time-based approach, replacing the conventional voltage quantizer by a pair of voltage-controlled oscillator and a time quantizer, makes the design highly digital. A D-flip-flop is utilized as a BF generator, which is used as the sampling clock for the DLDO. The variable sampling frequency in the BF DLDO can achieve fast response, LP consumption, and excellent stability at the same time. In addition to that, the DLDO has a built-in active voltage positioning (AVP) for lower peak-to-peak voltage deviation during load step. The load capacitor is only 40 pF, and the total core area of the DLDO is 0.0374 mm2. A 50-mA step in load current produces a voltage droop of 108 mV, which is recovered in 1.24 μs. It can operate for a wide input voltage from 0.6 to 1.2 V while generating a 0.4-1.1-V output for a maximum load current of 100 mA. The peak current efficiency is 99.5% and the figure of merit (FOM) is 1.38 ps.

AB - This paper proposes a fully integrated digital low-dropout (DLDO) regulator using a beat-frequency (BF) quantizer implemented in a 65-nm low power (LP) CMOS technology. A time-based approach, replacing the conventional voltage quantizer by a pair of voltage-controlled oscillator and a time quantizer, makes the design highly digital. A D-flip-flop is utilized as a BF generator, which is used as the sampling clock for the DLDO. The variable sampling frequency in the BF DLDO can achieve fast response, LP consumption, and excellent stability at the same time. In addition to that, the DLDO has a built-in active voltage positioning (AVP) for lower peak-to-peak voltage deviation during load step. The load capacitor is only 40 pF, and the total core area of the DLDO is 0.0374 mm2. A 50-mA step in load current produces a voltage droop of 108 mV, which is recovered in 1.24 μs. It can operate for a wide input voltage from 0.6 to 1.2 V while generating a 0.4-1.1-V output for a maximum load current of 100 mA. The peak current efficiency is 99.5% and the figure of merit (FOM) is 1.38 ps.

KW - Active voltage positioning (AVP)

KW - adaptive sampling

KW - analog-to-digital converter (ADC)

KW - low dropout (LDO) regulator

KW - time quantizer

KW - voltage regulator

KW - voltage-controlled oscillator (VCO)

KW - voltage-to-time converter

UR - http://www.scopus.com/inward/record.url?scp=85054354485&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85054354485&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2018.2870558

DO - 10.1109/JSSC.2018.2870558

M3 - Article

VL - 54

SP - 109

EP - 120

JO - IEEE Journal of Solid-State Circuits

T2 - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 1

M1 - 8478195

ER -