A DRAM based physical unclonable function capable of generating >1032 Challenge Response Pairs per 1Kbit array for secure chip authentication

Qianying Tang; Chen Zhou; Woong Choi; Gyuseong Kang; Jongsun Park; Keshab K. Parhi; Chris H. Kim

doi:10.1109/CICC.2017.7993610

A DRAM based physical unclonable function capable of generating >10³² Challenge Response Pairs per 1Kbit array for secure chip authentication

Qianying Tang, Chen Zhou, Woong Choi, Gyuseong Kang, Jongsun Park, Keshab K. Parhi, Chris H. Kim

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

25 Scopus citations

Abstract

A DRAM based Physical Unclonable Function (PUF) utilizing the location of weak retention cells is demonstrated in 65nm CMOS. A new authentication scheme is proposed for the DRAM PUF where a random pattern is written to a small section of the DRAM and then retention failures are induced. To further increase the number of Challenge Response Pairs (CPRs), the data pattern including retention failures is transferred to a different memory location where additional retention failures are induced. This scheme enables more than 10³² unique CRPs from a 1Kbit array. To improve the stability of the PUF response, a zero-overhead repetitive write-back technique along with bit-masking was utilized. Voltage and temperature induced instabilities were mitigated by adjusting the read reference voltage and refresh time before each authentication operation. The proposed DRAM PUF has a bit cell area of 0.68μm².

Original language	English (US)
Title of host publication	38th Annual Custom Integrated Circuits Conference
Subtitle of host publication	A Showcase for Integrated Circuit Design in Silicon Hills, CICC 2017
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781509051915
DOIs	https://doi.org/10.1109/CICC.2017.7993610
State	Published - Jul 26 2017
Event	38th Annual Custom Integrated Circuits Conference, CICC 2017 - Austin, United States Duration: Apr 30 2017 → May 3 2017

Publication series

Name	Proceedings of the Custom Integrated Circuits Conference
Volume	2017-April
ISSN (Print)	0886-5930

Other

Other	38th Annual Custom Integrated Circuits Conference, CICC 2017
Country/Territory	United States
City	Austin
Period	4/30/17 → 5/3/17

Bibliographical note

Publisher Copyright:
© 2017 IEEE.

Publisher link

10.1109/CICC.2017.7993610

Find It

Find It at U of M Libraries

Cite this

Tang, Q., Zhou, C., Choi, W., Kang, G., Park, J., Parhi, K. K., & Kim, C. H. (2017). A DRAM based physical unclonable function capable of generating >10³² Challenge Response Pairs per 1Kbit array for secure chip authentication. In 38th Annual Custom Integrated Circuits Conference: A Showcase for Integrated Circuit Design in Silicon Hills, CICC 2017 Article 7993610 (Proceedings of the Custom Integrated Circuits Conference; Vol. 2017-April). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/CICC.2017.7993610

A DRAM based physical unclonable function capable of generating >10³² Challenge Response Pairs per 1Kbit array for secure chip authentication. / Tang, Qianying; Zhou, Chen; Choi, Woong et al.
38th Annual Custom Integrated Circuits Conference: A Showcase for Integrated Circuit Design in Silicon Hills, CICC 2017. Institute of Electrical and Electronics Engineers Inc., 2017. 7993610 (Proceedings of the Custom Integrated Circuits Conference; Vol. 2017-April).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Tang, Q, Zhou, C, Choi, W, Kang, G, Park, J, Parhi, KK & Kim, CH 2017, A DRAM based physical unclonable function capable of generating >10³² Challenge Response Pairs per 1Kbit array for secure chip authentication. in 38th Annual Custom Integrated Circuits Conference: A Showcase for Integrated Circuit Design in Silicon Hills, CICC 2017., 7993610, Proceedings of the Custom Integrated Circuits Conference, vol. 2017-April, Institute of Electrical and Electronics Engineers Inc., 38th Annual Custom Integrated Circuits Conference, CICC 2017, Austin, United States, 4/30/17. https://doi.org/10.1109/CICC.2017.7993610

Tang Q, Zhou C, Choi W, Kang G, Park J, Parhi KK et al. A DRAM based physical unclonable function capable of generating >10³² Challenge Response Pairs per 1Kbit array for secure chip authentication. In 38th Annual Custom Integrated Circuits Conference: A Showcase for Integrated Circuit Design in Silicon Hills, CICC 2017. Institute of Electrical and Electronics Engineers Inc. 2017. 7993610. (Proceedings of the Custom Integrated Circuits Conference). doi: 10.1109/CICC.2017.7993610

Tang, Qianying ; Zhou, Chen ; Choi, Woong et al. / A DRAM based physical unclonable function capable of generating >10³² Challenge Response Pairs per 1Kbit array for secure chip authentication. 38th Annual Custom Integrated Circuits Conference: A Showcase for Integrated Circuit Design in Silicon Hills, CICC 2017. Institute of Electrical and Electronics Engineers Inc., 2017. (Proceedings of the Custom Integrated Circuits Conference).

@inproceedings{398f48dda1264570810681471448a4d2,

title = "A DRAM based physical unclonable function capable of generating >1032 Challenge Response Pairs per 1Kbit array for secure chip authentication",

abstract = "A DRAM based Physical Unclonable Function (PUF) utilizing the location of weak retention cells is demonstrated in 65nm CMOS. A new authentication scheme is proposed for the DRAM PUF where a random pattern is written to a small section of the DRAM and then retention failures are induced. To further increase the number of Challenge Response Pairs (CPRs), the data pattern including retention failures is transferred to a different memory location where additional retention failures are induced. This scheme enables more than 1032 unique CRPs from a 1Kbit array. To improve the stability of the PUF response, a zero-overhead repetitive write-back technique along with bit-masking was utilized. Voltage and temperature induced instabilities were mitigated by adjusting the read reference voltage and refresh time before each authentication operation. The proposed DRAM PUF has a bit cell area of 0.68μm2.",

author = "Qianying Tang and Chen Zhou and Woong Choi and Gyuseong Kang and Jongsun Park and Parhi, \{Keshab K.\} and Kim, \{Chris H.\}",

note = "Publisher Copyright: {\textcopyright} 2017 IEEE.; 38th Annual Custom Integrated Circuits Conference, CICC 2017 ; Conference date: 30-04-2017 Through 03-05-2017",

year = "2017",

month = jul,

day = "26",

doi = "10.1109/CICC.2017.7993610",

language = "English (US)",

series = "Proceedings of the Custom Integrated Circuits Conference",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "38th Annual Custom Integrated Circuits Conference",

}

TY - GEN

T1 - A DRAM based physical unclonable function capable of generating >1032 Challenge Response Pairs per 1Kbit array for secure chip authentication

AU - Tang, Qianying

AU - Zhou, Chen

AU - Choi, Woong

AU - Kang, Gyuseong

AU - Park, Jongsun

AU - Parhi, Keshab K.

AU - Kim, Chris H.

PY - 2017/7/26

Y1 - 2017/7/26

N2 - A DRAM based Physical Unclonable Function (PUF) utilizing the location of weak retention cells is demonstrated in 65nm CMOS. A new authentication scheme is proposed for the DRAM PUF where a random pattern is written to a small section of the DRAM and then retention failures are induced. To further increase the number of Challenge Response Pairs (CPRs), the data pattern including retention failures is transferred to a different memory location where additional retention failures are induced. This scheme enables more than 1032 unique CRPs from a 1Kbit array. To improve the stability of the PUF response, a zero-overhead repetitive write-back technique along with bit-masking was utilized. Voltage and temperature induced instabilities were mitigated by adjusting the read reference voltage and refresh time before each authentication operation. The proposed DRAM PUF has a bit cell area of 0.68μm2.

AB - A DRAM based Physical Unclonable Function (PUF) utilizing the location of weak retention cells is demonstrated in 65nm CMOS. A new authentication scheme is proposed for the DRAM PUF where a random pattern is written to a small section of the DRAM and then retention failures are induced. To further increase the number of Challenge Response Pairs (CPRs), the data pattern including retention failures is transferred to a different memory location where additional retention failures are induced. This scheme enables more than 1032 unique CRPs from a 1Kbit array. To improve the stability of the PUF response, a zero-overhead repetitive write-back technique along with bit-masking was utilized. Voltage and temperature induced instabilities were mitigated by adjusting the read reference voltage and refresh time before each authentication operation. The proposed DRAM PUF has a bit cell area of 0.68μm2.

UR - https://www.scopus.com/pages/publications/85030458974

UR - https://www.scopus.com/inward/citedby.url?scp=85030458974&partnerID=8YFLogxK

U2 - 10.1109/CICC.2017.7993610

DO - 10.1109/CICC.2017.7993610

M3 - Conference contribution

AN - SCOPUS:85030458974

T3 - Proceedings of the Custom Integrated Circuits Conference

BT - 38th Annual Custom Integrated Circuits Conference

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 38th Annual Custom Integrated Circuits Conference, CICC 2017

Y2 - 30 April 2017 through 3 May 2017

ER -