TY - JOUR
T1 - A Comparison Study of Spin-Transfer Torque- and Spin-Orbit Torque-Based Stochastic Computing Using Computational Random Access Memory (SC-CRAM)
AU - Zink, Brandon R
AU - Riedel, Marc D.
AU - Karpuzcu, Ulya R.
AU - Wang, Jian Ping
N1 - Publisher Copyright:
© 1965-2012 IEEE.
PY - 2024/5/1
Y1 - 2024/5/1
N2 - Stochastic computing (SC) is a computing method that benefits from high noise resiliency and can perform complex arithmetic functions with a small number of logic gates, thus making it a promising solution for next generation neuromorphic systems. However, generating random bit-streams using CMOS-based technologies requires a large number of transistors, thus drastically increasing the total computation delay and energy consumption. In our previous work, we presented a solution where stochastic computation and stochastic bit generation were embedded within the same memory cell using a spintronic-based in-memory computing architecture called computational random access memory (CRAM), which we called SC-CRAM. In this work, we evaluate and compare the performance of SC-CRAM between spin-transfer torque (STT) and spin-orbit torque (SOT) switching mechanisms using key parameters of magnetic tunnel junctions (MTJs) from the research laboratories, the current industry standards, and the project performance metrics. Our calculations showed that, based on current trends, the performance of SC-CRAM can be further optimized by utilizing the SOT switching mechanism when the tunneling magnetoresistance (TMR) ratio of the MTJ pillars increases and the resistance-area (RA) product of the pillars is minimized. SC-CRAM benefits from high noise resilience and small array sizes, and our results demonstrate that its performance metrics can be enhanced.
AB - Stochastic computing (SC) is a computing method that benefits from high noise resiliency and can perform complex arithmetic functions with a small number of logic gates, thus making it a promising solution for next generation neuromorphic systems. However, generating random bit-streams using CMOS-based technologies requires a large number of transistors, thus drastically increasing the total computation delay and energy consumption. In our previous work, we presented a solution where stochastic computation and stochastic bit generation were embedded within the same memory cell using a spintronic-based in-memory computing architecture called computational random access memory (CRAM), which we called SC-CRAM. In this work, we evaluate and compare the performance of SC-CRAM between spin-transfer torque (STT) and spin-orbit torque (SOT) switching mechanisms using key parameters of magnetic tunnel junctions (MTJs) from the research laboratories, the current industry standards, and the project performance metrics. Our calculations showed that, based on current trends, the performance of SC-CRAM can be further optimized by utilizing the SOT switching mechanism when the tunneling magnetoresistance (TMR) ratio of the MTJ pillars increases and the resistance-area (RA) product of the pillars is minimized. SC-CRAM benefits from high noise resilience and small array sizes, and our results demonstrate that its performance metrics can be enhanced.
KW - In-memory computing
KW - magnetic tunnel junctions (MTJs)
KW - spin-orbit torque (SOT)
KW - spin-transfer torque (STT)
KW - stochastic computing (SC)
UR - http://www.scopus.com/inward/record.url?scp=85174810728&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85174810728&partnerID=8YFLogxK
U2 - 10.1109/tmag.2023.3326076
DO - 10.1109/tmag.2023.3326076
M3 - Article
AN - SCOPUS:85174810728
SN - 0018-9464
VL - 60
SP - 1
EP - 15
JO - IEEE Transactions on Magnetics
JF - IEEE Transactions on Magnetics
IS - 5
M1 - 3400215
ER -