A 400-MHz wireless neural signal processing IC with 625× on-chip data reduction and reconfigurable BFSK/QPSK transmitter based on sequential injection locking

Kok Hin Teng; Tong Wu; Zhi Yang; Chun Huat Heng; Xiayun Liu

doi:10.1109/ASSCC.2015.7387454

A 400-MHz wireless neural signal processing IC with 625× on-chip data reduction and reconfigurable BFSK/QPSK transmitter based on sequential injection locking

Kok Hin Teng, Tong Wu, Zhi Yang, Chun Huat Heng, Xiayun Liu

Biomedical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

4 Scopus citations

Abstract

An 8-channel wireless neural signal processing IC, which can perform real-time spike detection, alignment, feature extraction, and wireless data transmission is proposed. A reconfigurable BFSK/QPSK TX at MICS band is incorporated to support different data rate requirement. By using Exponential Component-Polynomial Component (EC-PC) spike processing unit with incremental principal component analysis (IPCA) engine, an overall 625× data reduction is achieved. The EC-PC unit is capable of detecting neural spikes of poor SNR. In TX, dual channels at 401 MHz and 403.8 MHz are supported by applying fixed injection and sequential injection locked techniques while attaining phase noise of -102 dBc/Hz@100 kHz offset. The measured EVM of 4.60%/9.55% with PA output power of -15dBm is achieved for QPSK@8 Mbps and [email protected] kbps. Fabricated in 65 nm CMOS with an area occupation of 1 mm², the design consumes a total current of 5~5.6 mA with maximum energy efficiency of 0.7 nJ/b.

Original language	English (US)
Title of host publication	2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781467371919
DOIs	https://doi.org/10.1109/ASSCC.2015.7387454
State	Published - Jan 19 2016
Event	11th IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Xiamen, Fujian, China Duration: Nov 9 2015 → Nov 11 2015

Publication series

Name	2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings

Conference

Conference	11th IEEE Asian Solid-State Circuits Conference, A-SSCC 2015
Country/Territory	China
City	Xiamen, Fujian
Period	11/9/15 → 11/11/15

Bibliographical note

Funding Information:
This work is funded by National Research Foundation of Singapore (NRF) grant NRF-CRP-8-2011-01. We thank MediaTek Inc. (Singapore) for chip fabrication. The authors would also like to thank Dr. Wenfeng Zhao and Dr. Lei Wang for digital synthesis and chip layout assistance.

Publisher Copyright:
© 2015 IEEE.

Keywords

EC-PC
injection locking
neural signal processing
reconfigurable
transmitter

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Publisher link

10.1109/ASSCC.2015.7387454

Find It

Find It at U of M Libraries

Cite this

Teng, K. H., Wu, T., Yang, Z., Heng, C. H., & Liu, X. (2016). A 400-MHz wireless neural signal processing IC with 625× on-chip data reduction and reconfigurable BFSK/QPSK transmitter based on sequential injection locking. In 2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings Article 7387454 (2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASSCC.2015.7387454

A 400-MHz wireless neural signal processing IC with 625× on-chip data reduction and reconfigurable BFSK/QPSK transmitter based on sequential injection locking. / Teng, Kok Hin; Wu, Tong; Yang, Zhi et al.
2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2016. 7387454 (2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Teng, KH, Wu, T, Yang, Z, Heng, CH & Liu, X 2016, A 400-MHz wireless neural signal processing IC with 625× on-chip data reduction and reconfigurable BFSK/QPSK transmitter based on sequential injection locking. in 2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings., 7387454, 2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings, Institute of Electrical and Electronics Engineers Inc., 11th IEEE Asian Solid-State Circuits Conference, A-SSCC 2015, Xiamen, Fujian, China, 11/9/15. https://doi.org/10.1109/ASSCC.2015.7387454

Teng KH, Wu T, Yang Z, Heng CH, Liu X. A 400-MHz wireless neural signal processing IC with 625× on-chip data reduction and reconfigurable BFSK/QPSK transmitter based on sequential injection locking. In 2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2016. 7387454. (2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings). doi: 10.1109/ASSCC.2015.7387454

Teng, Kok Hin ; Wu, Tong ; Yang, Zhi et al. / A 400-MHz wireless neural signal processing IC with 625× on-chip data reduction and reconfigurable BFSK/QPSK transmitter based on sequential injection locking. 2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2016. (2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings).

@inproceedings{4ab35d8a78c1474e9508b839d4abb475,

title = "A 400-MHz wireless neural signal processing IC with 625× on-chip data reduction and reconfigurable BFSK/QPSK transmitter based on sequential injection locking",

abstract = "An 8-channel wireless neural signal processing IC, which can perform real-time spike detection, alignment, feature extraction, and wireless data transmission is proposed. A reconfigurable BFSK/QPSK TX at MICS band is incorporated to support different data rate requirement. By using Exponential Component-Polynomial Component (EC-PC) spike processing unit with incremental principal component analysis (IPCA) engine, an overall 625× data reduction is achieved. The EC-PC unit is capable of detecting neural spikes of poor SNR. In TX, dual channels at 401 MHz and 403.8 MHz are supported by applying fixed injection and sequential injection locked techniques while attaining phase noise of -102 dBc/Hz@100 kHz offset. The measured EVM of 4.60%/9.55% with PA output power of -15dBm is achieved for QPSK@8 Mbps and [email protected] kbps. Fabricated in 65 nm CMOS with an area occupation of 1 mm2, the design consumes a total current of 5~5.6 mA with maximum energy efficiency of 0.7 nJ/b.",

keywords = "EC-PC, injection locking, neural signal processing, reconfigurable, transmitter",

author = "Teng, {Kok Hin} and Tong Wu and Zhi Yang and Heng, {Chun Huat} and Xiayun Liu",

note = "Funding Information: This work is funded by National Research Foundation of Singapore (NRF) grant NRF-CRP-8-2011-01. We thank MediaTek Inc. (Singapore) for chip fabrication. The authors would also like to thank Dr. Wenfeng Zhao and Dr. Lei Wang for digital synthesis and chip layout assistance. Publisher Copyright: {\textcopyright} 2015 IEEE.; 11th IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 ; Conference date: 09-11-2015 Through 11-11-2015",

year = "2016",

month = jan,

day = "19",

doi = "10.1109/ASSCC.2015.7387454",

language = "English (US)",

series = "2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings",

}

TY - GEN

T1 - A 400-MHz wireless neural signal processing IC with 625× on-chip data reduction and reconfigurable BFSK/QPSK transmitter based on sequential injection locking

AU - Teng, Kok Hin

AU - Wu, Tong

AU - Yang, Zhi

AU - Heng, Chun Huat

AU - Liu, Xiayun

N1 - Funding Information: This work is funded by National Research Foundation of Singapore (NRF) grant NRF-CRP-8-2011-01. We thank MediaTek Inc. (Singapore) for chip fabrication. The authors would also like to thank Dr. Wenfeng Zhao and Dr. Lei Wang for digital synthesis and chip layout assistance. Publisher Copyright: © 2015 IEEE.

PY - 2016/1/19

Y1 - 2016/1/19

N2 - An 8-channel wireless neural signal processing IC, which can perform real-time spike detection, alignment, feature extraction, and wireless data transmission is proposed. A reconfigurable BFSK/QPSK TX at MICS band is incorporated to support different data rate requirement. By using Exponential Component-Polynomial Component (EC-PC) spike processing unit with incremental principal component analysis (IPCA) engine, an overall 625× data reduction is achieved. The EC-PC unit is capable of detecting neural spikes of poor SNR. In TX, dual channels at 401 MHz and 403.8 MHz are supported by applying fixed injection and sequential injection locked techniques while attaining phase noise of -102 dBc/Hz@100 kHz offset. The measured EVM of 4.60%/9.55% with PA output power of -15dBm is achieved for QPSK@8 Mbps and [email protected] kbps. Fabricated in 65 nm CMOS with an area occupation of 1 mm2, the design consumes a total current of 5~5.6 mA with maximum energy efficiency of 0.7 nJ/b.

AB - An 8-channel wireless neural signal processing IC, which can perform real-time spike detection, alignment, feature extraction, and wireless data transmission is proposed. A reconfigurable BFSK/QPSK TX at MICS band is incorporated to support different data rate requirement. By using Exponential Component-Polynomial Component (EC-PC) spike processing unit with incremental principal component analysis (IPCA) engine, an overall 625× data reduction is achieved. The EC-PC unit is capable of detecting neural spikes of poor SNR. In TX, dual channels at 401 MHz and 403.8 MHz are supported by applying fixed injection and sequential injection locked techniques while attaining phase noise of -102 dBc/Hz@100 kHz offset. The measured EVM of 4.60%/9.55% with PA output power of -15dBm is achieved for QPSK@8 Mbps and [email protected] kbps. Fabricated in 65 nm CMOS with an area occupation of 1 mm2, the design consumes a total current of 5~5.6 mA with maximum energy efficiency of 0.7 nJ/b.

KW - EC-PC

KW - injection locking

KW - neural signal processing

KW - reconfigurable

KW - transmitter

UR - http://www.scopus.com/inward/record.url?scp=84963850991&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84963850991&partnerID=8YFLogxK

U2 - 10.1109/ASSCC.2015.7387454

DO - 10.1109/ASSCC.2015.7387454

M3 - Conference contribution

AN - SCOPUS:84963850991

T3 - 2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings

BT - 2015 IEEE Asian Solid-State Circuits Conference, A-SSCC 2015 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 11th IEEE Asian Solid-State Circuits Conference, A-SSCC 2015

Y2 - 9 November 2015 through 11 November 2015

ER -

A 400-MHz wireless neural signal processing IC with 625× on-chip data reduction and reconfigurable BFSK/QPSK transmitter based on sequential injection locking

Abstract

Publication series

Conference

Bibliographical note

Keywords

UN SDGs

Publisher link

Find It

Other files and links

Fingerprint

Cite this