4x12 Gb/s 0.96 pJ/b/lane analog-IIR crosstalk cancellation and signal reutilization receiver for single-ended I/Os in 65 nm CMOS

Taehyoun Oh; Ramesh Harjani

doi:10.1109/VLSIC.2012.6243829

4x12 Gb/s 0.96 pJ/b/lane analog-IIR crosstalk cancellation and signal reutilization receiver for single-ended I/Os in 65 nm CMOS

Taehyoun Oh, Ramesh Harjani

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

9 Scopus citations

Abstract

A crosstalk cancellation and signal reutilization (XTCR) algorithm implemented with analog-IIR networks dramatically improves signal integrity across 4 closely-spaced single-ended PCB traces. The prototype XTCR design implemented in 65 nm CMOS improves the measured average horizontal and vertical-eye openings of the 4 channels by 37.5% and 26.4% at 10 ^-8 BER, while consuming only 0.96 pJ/b/lane.

Original language	English (US)
Title of host publication	2012 Symposium on VLSI Circuits, VLSIC 2012
Pages	140-141
Number of pages	2
DOIs	https://doi.org/10.1109/VLSIC.2012.6243829
State	Published - 2012
Event	2012 Symposium on VLSI Circuits, VLSIC 2012 - Honolulu, HI, United States Duration: Jun 13 2012 → Jun 15 2012

Publication series

Name	IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Other

Other	2012 Symposium on VLSI Circuits, VLSIC 2012
Country/Territory	United States
City	Honolulu, HI
Period	6/13/12 → 6/15/12

Publisher link

10.1109/VLSIC.2012.6243829

Find It

Find It at U of M Libraries

Cite this

4x12 Gb/s 0.96 pJ/b/lane analog-IIR crosstalk cancellation and signal reutilization receiver for single-ended I/Os in 65 nm CMOS. / Oh, Taehyoun; Harjani, Ramesh.
2012 Symposium on VLSI Circuits, VLSIC 2012. 2012. p. 140-141 6243829 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Oh, T & Harjani, R 2012, 4x12 Gb/s 0.96 pJ/b/lane analog-IIR crosstalk cancellation and signal reutilization receiver for single-ended I/Os in 65 nm CMOS. in 2012 Symposium on VLSI Circuits, VLSIC 2012., 6243829, IEEE Symposium on VLSI Circuits, Digest of Technical Papers, pp. 140-141, 2012 Symposium on VLSI Circuits, VLSIC 2012, Honolulu, HI, United States, 6/13/12. https://doi.org/10.1109/VLSIC.2012.6243829

@inproceedings{09d6ba34f348490ea006c4a13e8374cf,

title = "4x12 Gb/s 0.96 pJ/b/lane analog-IIR crosstalk cancellation and signal reutilization receiver for single-ended I/Os in 65 nm CMOS",

abstract = "A crosstalk cancellation and signal reutilization (XTCR) algorithm implemented with analog-IIR networks dramatically improves signal integrity across 4 closely-spaced single-ended PCB traces. The prototype XTCR design implemented in 65 nm CMOS improves the measured average horizontal and vertical-eye openings of the 4 channels by 37.5% and 26.4% at 10 -8 BER, while consuming only 0.96 pJ/b/lane.",

author = "Taehyoun Oh and Ramesh Harjani",

year = "2012",

doi = "10.1109/VLSIC.2012.6243829",

language = "English (US)",

isbn = "9781467308458",

series = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

pages = "140--141",

booktitle = "2012 Symposium on VLSI Circuits, VLSIC 2012",

note = "2012 Symposium on VLSI Circuits, VLSIC 2012 ; Conference date: 13-06-2012 Through 15-06-2012",

}

TY - GEN

T1 - 4x12 Gb/s 0.96 pJ/b/lane analog-IIR crosstalk cancellation and signal reutilization receiver for single-ended I/Os in 65 nm CMOS

AU - Oh, Taehyoun

AU - Harjani, Ramesh

PY - 2012

Y1 - 2012

N2 - A crosstalk cancellation and signal reutilization (XTCR) algorithm implemented with analog-IIR networks dramatically improves signal integrity across 4 closely-spaced single-ended PCB traces. The prototype XTCR design implemented in 65 nm CMOS improves the measured average horizontal and vertical-eye openings of the 4 channels by 37.5% and 26.4% at 10 -8 BER, while consuming only 0.96 pJ/b/lane.

AB - A crosstalk cancellation and signal reutilization (XTCR) algorithm implemented with analog-IIR networks dramatically improves signal integrity across 4 closely-spaced single-ended PCB traces. The prototype XTCR design implemented in 65 nm CMOS improves the measured average horizontal and vertical-eye openings of the 4 channels by 37.5% and 26.4% at 10 -8 BER, while consuming only 0.96 pJ/b/lane.

UR - http://www.scopus.com/inward/record.url?scp=84866624964&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84866624964&partnerID=8YFLogxK

U2 - 10.1109/VLSIC.2012.6243829

DO - 10.1109/VLSIC.2012.6243829

M3 - Conference contribution

AN - SCOPUS:84866624964

SN - 9781467308458

T3 - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

SP - 140

EP - 141

BT - 2012 Symposium on VLSI Circuits, VLSIC 2012

T2 - 2012 Symposium on VLSI Circuits, VLSIC 2012

Y2 - 13 June 2012 through 15 June 2012

ER -

4x12 Gb/s 0.96 pJ/b/lane analog-IIR crosstalk cancellation and signal reutilization receiver for single-ended I/Os in 65 nm CMOS

Abstract

Publication series

Other

Publisher link

Find It

Other files and links

Fingerprint

Cite this