4x12 Gb/s 0.96 pJ/b/lane analog-IIR crosstalk cancellation and signal reutilization receiver for single-ended I/Os in 65 nm CMOS

Taehyoun Oh, Ramesh Harjani

Research output: Chapter in Book/Report/Conference proceedingConference contribution

9 Scopus citations

Abstract

A crosstalk cancellation and signal reutilization (XTCR) algorithm implemented with analog-IIR networks dramatically improves signal integrity across 4 closely-spaced single-ended PCB traces. The prototype XTCR design implemented in 65 nm CMOS improves the measured average horizontal and vertical-eye openings of the 4 channels by 37.5% and 26.4% at 10 -8 BER, while consuming only 0.96 pJ/b/lane.

Original languageEnglish (US)
Title of host publication2012 Symposium on VLSI Circuits, VLSIC 2012
Pages140-141
Number of pages2
DOIs
StatePublished - Sep 28 2012
Event2012 Symposium on VLSI Circuits, VLSIC 2012 - Honolulu, HI, United States
Duration: Jun 13 2012Jun 15 2012

Other

Other2012 Symposium on VLSI Circuits, VLSIC 2012
CountryUnited States
CityHonolulu, HI
Period6/13/126/15/12

Fingerprint Dive into the research topics of '4x12 Gb/s 0.96 pJ/b/lane analog-IIR crosstalk cancellation and signal reutilization receiver for single-ended I/Os in 65 nm CMOS'. Together they form a unique fingerprint.

Cite this