Enabling Safe Interconnect Re-pipelining during Design I

  • Sapatnekar, Sachin (PI)

Project: Research project

Project Details

Description

Enabling Safe Interconnect Re-pipelining during Design Implementation
StatusFinished
Effective start/end date9/1/051/31/14

Funding

  • Intel Corporation