1990 …2022

Research output per year

If you made any changes in Pure these will be visible here soon.

Research Output

Filter
Article
2020

Adaptive-Length Coding of Image Data for Low-Cost Approximate Storage

Fan, Q., Lilja, D. J. & Sapatnekar, S. S., Feb 1 2020, In : IEEE Transactions on Computers. 69, 2, p. 239-252 14 p., 8865439.

Research output: Contribution to journalArticle

A DNA Read Alignment Accelerator based on Computational RAM

Chowdhury, Z. I., Zabihi, M., Khatamifard, S. K., Zhao, Z., Resch, S., Razaviyayn, M., Wang, J. P., Sapatnekar, S. S. & Karpuzcu, U. R., Jan 1 2020, (Accepted/In press) In : IEEE Journal on Exploratory Solid-State Computational Devices and Circuits.

Research output: Contribution to journalArticle

Open Access
2019

An analytical approach for error PMF characterization in approximate circuits

Sengupta, D., Snigdha, F. S., Hu, J. & Sapatnekar, S. S., Jan 2019, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 38, 1, p. 70-83 14 p., 8283743.

Research output: Contribution to journalArticle

1 Scopus citations

Dynamic Approximation of JPEG Hardware

Snigdha, F. S., Sengupta, D., Hu, J. & Sapatnekar, S. S., Feb 2019, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 38, 2, p. 295-308 14 p., 8299430.

Research output: Contribution to journalArticle

1 Scopus citations

In-memory processing on the spintronic cram: From hardware design to application mapping

Zabihi, M., Chowdhury, Z. I., Zhao, Z., Karpuzcu, U. R., Wang, J. P. & Sapatnekar, S. S., Aug 1 2019, In : IEEE Transactions on Computers. 68, 8, p. 1159-1173 15 p., 8416761.

Research output: Contribution to journalArticle

5 Scopus citations

PIMBALL: Binary neural networks in spintronic memory

Resch, S., Khatamifard, S. K., Chowdhury, Z. I., Zabihi, M., Zhao, Z., Wang, J. P., Sapatnekar, S. S. & Karpuzcu, U. R., Oct 2019, In : ACM Transactions on Architecture and Code Optimization. 16, 4, A41.

Research output: Contribution to journalArticle

Open Access

SkyLogic - A Proposal for a Skyrmion-Based Logic Device

Mankalale, M. G., Zhao, Z., Wang, J. P. & Sapatnekar, S. S., Apr 2019, In : IEEE Transactions on Electron Devices. 66, 4, p. 1990-1996 7 p., 8660572.

Research output: Contribution to journalArticle

2 Scopus citations

Spintronic In-Memory Pattern Matching

Chowdhury, Z. I., Karen Khatamifard, S., Zhao, Z., Zabihi, M., Resch, S., Razaviyayn, M., Wang, J. P., Sapatnekar, S. & Karpuzcu, U. R., Dec 2019, In : IEEE Journal on Exploratory Solid-State Computational Devices and Circuits. 5, 2, p. 206-214 9 p., 8890687.

Research output: Contribution to journalArticle

Open Access

Stress-induced performance shifts in 3d drams

Li, T. & Sapatnekar, S. S., Oct 2019, In : ACM Transactions on Design Automation of Electronic Systems. 24, 5, 57.

Research output: Contribution to journalArticle

2018

A simple yet efficient accuracy-configurable adder design

Xu, W., Sapatnekar, S. S. & Hu, J., Jun 2018, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 26, 6, p. 1112-1125 14 p.

Research output: Contribution to journalArticle

8 Scopus citations

Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs

Marella, S. K. & Sapatnekar, S. S., Dec 2018, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 26, 12, p. 2907-2920 14 p., 8463602.

Research output: Contribution to journalArticle

Efficient In-Memory Processing Using Spintronics

Chowdhury, Z. I., Harms, J. D., Khatamifard, S. K., Zabihi, M., Lv, Y., Lyle, A. P., Sapatnekar, S. S., Karpuzcu, U. & Wang, J., Jan 1 2018, In : IEEE Computer Architecture Letters. 17, 1, p. 42-46 5 p.

Research output: Contribution to journalArticle

Open Access
13 Scopus citations
Open Access

Performance characterization and majority gate design for MESO-based circuits

Zhaoxin, L., Mankalale, M. G., Hu, J., Zhao, Z., Wang, J. P. & Sapatnekar, S. S., Jan 1 2018, In : IEEE Journal on Exploratory Solid-State Computational Devices and Circuits. 4, 2, p. 51-59 9 p., 8485738.

Research output: Contribution to journalArticle

Open Access
2 Scopus citations
2017
Open Access
11 Scopus citations

CoMET: Composite-Input Magnetoelectric-Based Logic Technology

Mankalale, M. G., Liang, Z., Zhao, Z., Kim, C. H., Wang, J. & Sapatnekar, S. S., Dec 2017, In : IEEE Journal on Exploratory Solid-State Computational Devices and Circuits. 3, p. 27-36 10 p., 7893717.

Research output: Contribution to journalArticle

Open Access
14 Scopus citations

Estimating Circuit Aging Due to BTI and HCI Using Ring-Oscillator-Based Sensors

Sengupta, D. & Sapatnekar, S. S., Oct 2017, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 36, 10, p. 1688-1701 14 p., 7807330.

Research output: Contribution to journalArticle

Open Access
9 Scopus citations

Fast Stochastic Analysis of Electromigration in Power Distribution Networks

Jain, P., Mishra, V. & Sapatnekar, S. S., Sep 2017, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 25, 9, p. 2512-2524 13 p., 7945294.

Research output: Contribution to journalArticle

1 Scopus citations
Open Access
6 Scopus citations

STEM: A scheme for two-phase evaluation of majority logic

Mankalale, M. G., Liang, Z. & Sapatnekar, S. S., Jul 2017, In : IEEE Transactions on Nanotechnology. 16, 4, p. 606-615 10 p., 7904699.

Research output: Contribution to journalArticle

1 Scopus citations
2016
5 Scopus citations

Cell-Internal Electromigration: Analysis and Pin Placement Based Optimization

Posser, G., Mishra, V., Jain, P., Reis, R. & Sapatnekar, S. S., Feb 2016, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 35, 2, p. 220-231 12 p., 7156109.

Research output: Contribution to journalArticle

6 Scopus citations

Energy/delay tradeoffs in all-spin logic circuits

Liang, Z. & Sapatnekar, S. S., Dec 2016, In : IEEE Journal on Exploratory Solid-State Computational Devices and Circuits. 2, p. 10-19 10 p., 7431936.

Research output: Contribution to journalArticle

Open Access
3 Scopus citations

Optimized standard cells for all-spin logic

Mankalale, M. G. & Sapatnekar, S. S., Nov 2016, In : ACM Journal on Emerging Technologies in Computing Systems. 13, 2, 21.

Research output: Contribution to journalArticle

3 Scopus citations
2015
16 Scopus citations

RTL Synthesis: From Logic Synthesis to Automatic Pipelining

Cortadella, J., Galceran-Oms, M., Kishinevsky, M. & Sapatnekar, S. S., Nov 1 2015, In : Proceedings of the IEEE. 103, 11, p. 2061-2075 15 p., 7275092.

Research output: Contribution to journalArticle

6 Scopus citations

Spin-based computing: Device concepts, current status, and a case study on a high-performance microprocessor

Kim, J., Paul, A., Crowell, P. A., Koester, S. J., Sapatnekar, S. S., Wang, J. P. & Kim, C. H., Jan 1 2015, In : Proceedings of the IEEE. 103, 1, p. 106-130 25 p., 6967696.

Research output: Contribution to journalArticle

83 Scopus citations
2014

Distributed on-chip switched-capacitor DC-DC converters supporting DVFS in multicore systems

Zhou, P., Paul, A., Kim, C. H. & Sapatnekar, S. S., Sep 2014, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 22, 9, p. 1954-1967 14 p., 6609141.

Research output: Contribution to journalArticle

10 Scopus citations

Incorporating hot-carrier injection effects into timing analysis for large circuits

Fang, J. & Sapatnekar, S. S., Dec 2014, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 22, 12, p. 2738-2751 14 p., 6710185.

Research output: Contribution to journalArticle

12 Scopus citations

Incremental analysis of power grids using backward random walks

Boghrati, B. & Sapatnekar, S. S., Jun 2014, In : ACM Transactions on Design Automation of Electronic Systems. 19, 3, 31.

Research output: Contribution to journalArticle

2 Scopus citations

Techniques for scalable and effective routability evaluation

Wei, Y., Sze, C., Viswanathan, N., Li, Z., Alpert, C. J., Reddy, L., Huber, A. D., Tellez, G. E., Keller, D. & Sapatnekar, S. S., Mar 2014, In : ACM Transactions on Design Automation of Electronic Systems. 19, 2, 2566663.

Research output: Contribution to journalArticle

4 Scopus citations

Variation-aware variable latency design

Gupta, S. & Sapatnekar, S. S., May 2014, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 22, 5, p. 1106-1117 12 p., 6560440.

Research output: Contribution to journalArticle

6 Scopus citations
2013

Editorial

Sapatnekar, S. S., Dec 1 2013, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 32, 12, p. 1837-1838 2 p., 6663229.

Research output: Contribution to journalArticle

Employing circadian rhythms to enhance power and reliability

Gupta, S. & Sapatnekar, S. S., Jul 2013, In : ACM Transactions on Design Automation of Electronic Systems. 18, 3, 2491482.

Research output: Contribution to journalArticle

12 Scopus citations

The impact of BTI variations on timing in digital logic circuits

Fang, J. & Sapatnekar, S. S., Mar 19 2013, In : IEEE Transactions on Device and Materials Reliability. 13, 1, p. 277-286 10 p., 6407977.

Research output: Contribution to journalArticle

25 Scopus citations
2012

Compact current source models for timing analysis under temperature and body bias variations

Gupta, S. & Sapatnekar, S. S., Jan 1 2012, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 20, 11, p. 2104-2117 14 p., 6054046.

Research output: Contribution to journalArticle

13 Scopus citations

Fast poisson solvers for thermal analysis

Qian, H., Sapatnekar, S. S. & Kursun, E., Jun 1 2012, In : ACM Transactions on Design Automation of Electronic Systems. 17, 3, 32.

Research output: Contribution to journalArticle

4 Scopus citations

Optimized 3D Network-on-Chip design using simulated allocation

Zhou, P., Yuh, P. H. & Sapatnekar, S. S., Apr 1 2012, In : ACM Transactions on Design Automation of Electronic Systems. 17, 2, a12.

Research output: Contribution to journalArticle

9 Scopus citations

Process and reliability sensors for Nanoscale CMOS

Keane, J. P., Kim, C. H., Liu, Q. & Sapatnekar, S. S., Dec 1 2012, In : IEEE Design and Test of Computers. 29, 5, p. 8-17 10 p., 6266774.

Research output: Contribution to journalArticle

2 Scopus citations

Scalable methods for analyzing the circuit failure probability due to gate oxide breakdown

Fang, J. & Sapatnekar, S. S., Jan 1 2012, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 20, 11, p. 1960-1973 14 p., 6043901.

Research output: Contribution to journalArticle

10 Scopus citations
2011

Adaptive techniques for overcoming performance degradation due to aging in CMOS circuits

Kumar, S. V., Kim, C. H. & Sapatnekar, S. S., Apr 1 2011, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 19, 4, p. 603-614 12 p., 5371864.

Research output: Contribution to journalArticle

54 Scopus citations

Overcoming variations in nanometer-scale technologies

Sapatnekar, S. S., Mar 1 2011, In : IEEE Journal on Emerging and Selected Topics in Circuits and Systems. 1, 1, p. 5-18 14 p., 5762377.

Research output: Contribution to journalArticle

44 Scopus citations
2010

Capturing post-silicon variations using a representative critical path

Liu, Q. & Sapatnekar, S. S., Feb 1 2010, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 29, 2, p. 211-222 12 p., 5395738.

Research output: Contribution to journalArticle

27 Scopus citations
2009

A finite-oxide thickness-based analytical model for negative bias temperature instability

Kumar, S. V., Kim, C. H. & Sapatnekar, S. S., Dec 1 2009, In : IEEE Transactions on Device and Materials Reliability. 9, 4, p. 537-556 20 p., 5184870.

Research output: Contribution to journalArticle

24 Scopus citations
11 Scopus citations

A progressive-ILP-based routing algorithm for the synthesis of cross-referencing biochips

Yuh, P. H., Sapatnekar, S. S., Yang, C. L. & Chang, Y. W., Jan 1 2009, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 28, 1, p. 1295-1306 12 p.

Research output: Contribution to journalArticle

5 Scopus citations

A progressive-ILP-based routing algorithm for the synthesis of cross-referencing biochips

Yuh, P. H., Sapatnekar, S. S., Yang, C. L. & Chang, Y. W., Sep 1 2009, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 28, 9, p. 1295-1306 12 p., 5208480.

Research output: Contribution to journalArticle

2 Scopus citations

Fast and accurate statistical criticality computation under process variations

Mogal, H. D., Qian, H., Sapatnekar, S. S. & Bazargan, K., Mar 1 2009, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 28, 3, p. 350-363 14 p., 7.

Research output: Contribution to journalArticle

14 Scopus citations

Optimizing decoupling capacitors in 3D circuits for power grid integrity

Zhou, P., Sridharan, K. & Sapatnekar, S. S., Nov 6 2009, In : IEEE Design and Test of Computers. 26, 5, p. 15-25 11 p.

Research output: Contribution to journalArticle

17 Scopus citations