Projects per year
Personal profile
Expertise related to UN Sustainable Development Goals
In 2015, UN member states agreed to 17 global Sustainable Development Goals (SDGs) to end poverty, protect the planet and ensure prosperity for all. This person’s work contributes towards the following SDG(s):
Fingerprint
- 1 Similar Profiles
Network
-
-
Automated Layout Of Analog Arrays In Advanced Technology Nodes
Sapatnekar, S. S. & Harjani, R.
1/1/22 → 12/31/24
Project: Research project
-
ALIGN: Analog Layout, Intelligently Generated from Netlists
Sapatnekar, S. S. & Harjani, R.
8/13/18 → 2/12/23
Project: Research project
-
-
U-Fast Hoppor: Ultra-Fast Hopping Orthogonal frequency c
USDOD DEFENSE ADV RES PROJECTS
10/27/16 → 8/18/20
Project: Research project
-
An aging model for current DACs, and its application to analyzing lifetime degradation in a wireline equalizer
Dhar, T., Poojary, J., Harjani, R. & Sapatnekar, S. S., Mar 2023, In: Microelectronics Reliability. 142, 114912.Research output: Contribution to journal › Article › peer-review
-
Constructive Placement and Routing for Common-Centroid Capacitor Arrays in Binary-Weighted and Split DACs
Karmokar, N., Sharma, A. K., Poojary, J., Madhusudan, M., Harjani, R. & Sapatnekar, S. S., 2023, (Accepted/In press) In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. p. 1 1 p.Research output: Contribution to journal › Article › peer-review
-
GNN-based Hierarchical Annotation for Analog Circuits
Kunal, K., Dhar, T., Madhusudan, M., Poojary, J., Sharma, A. K., Xu, W., Burns, S. M., Hu, J., Harjani, R. & Sapatnekar, S. S., 2023, (Accepted/In press) In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. p. 1 1 p.Research output: Contribution to journal › Article › peer-review
1 Scopus citations -
A Charge Flow Formulation for Guiding Analog/Mixed-Signal Placement
Dhar, T., S, R., Poojary, J., Yaldiz, S., Burns, S., Harjani, R. & Sapatnekar, S. S., 2022, Proceedings of the 2022 Design, Automation and Test in Europe Conference and Exhibition, DATE 2022. Bolchini, C., Verbauwhede, I. & Vatajelu, I. (eds.). Institute of Electrical and Electronics Engineers Inc., p. 148-153 6 p. (Proceedings of the 2022 Design, Automation and Test in Europe Conference and Exhibition, DATE 2022).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
1 Scopus citations -
Analog/Mixed-Signal Layout Optimization using Optimal Well Taps
Ramprasath, S., Madhusudan, M., Sharma, A. K., Poojary, J., Yaldiz, S., Harjani, R., Burns, S. M. & Sapatnekar, S. S., Apr 13 2022, ISPD 2022 - Proceedings of the 2022 International Symposium on Physical Design. Association for Computing Machinery, p. 159-166 8 p. (Proceedings of the 2022 International Symposium on Physical Design).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
1 Scopus citations