19982019
If you made any changes in Pure, your changes will be visible here soon.

Fingerprint The Fingerprint is created by mining the titles and abstracts of the person's research outputs and projects/funding awards to create an index of weighted terms from discipline-specific thesauri.

  • 9 Similar Profiles
Field programmable gate arrays (FPGA) Engineering & Materials Science
Hardware Engineering & Materials Science
Networks (circuits) Engineering & Materials Science
Simulated annealing Engineering & Materials Science
Wire Engineering & Materials Science
Finite automata Engineering & Materials Science
Clocks Engineering & Materials Science
Costs Engineering & Materials Science

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Projects 2004 2018

Research Output 1998 2019

Accelerating Deterministic Bit-Stream Computing with Resolution Splitting

Najafi, M. H., Faraji, S. R., Li, B., Lilja, D. J. & Bazargan, K., Apr 23 2019, Proceedings of the 20th International Symposium on Quality Electronic Design, ISQED 2019. IEEE Computer Society, p. 157-162 6 p. 8697443. (Proceedings - International Symposium on Quality Electronic Design, ISQED; vol. 2019-March).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Processing
Energy utilization
Hardware
3 Citations (Scopus)

Energy-Efficient Convolutional Neural Networks with Deterministic Bit-Stream Processing

Faraji, S. R., Hassan Najafi, M., Li, B., Lilja, D. J. & Bazargan, K., May 14 2019, Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition, DATE 2019. Institute of Electrical and Electronics Engineers Inc., p. 1757-1762 6 p. 8714937. (Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition, DATE 2019).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Stream Processing
Energy Efficient
Latency
Neural Networks
Neural networks

Energy-efficient near-sensor convolution using pulsed unary processing

Hassan Najafi, M., Rasoul Faraji, S., Bazargan, K. & Lilja, D. J., Jul 1 2019, Proceedings - 2019 IEEE 30th International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2019. Institute of Electrical and Electronics Engineers Inc., 1 p. 8825135. (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors; vol. 2019-July).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Convolution
Sensors
Processing
Engines
Costs

FPGA 2019 chairs’ welcome

Neuendorffer, S. & Bazargan, K., Feb 20 2019, In : FPGA 2019 - Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 1 p.

Research output: Contribution to journalEditorial

Field programmable gate arrays (FPGA)
2 Citations (Scopus)

Hybrid binary-unary hardware accelerator

Rasoul Faraji, S. & Bazargan, K., Jan 21 2019, ASP-DAC 2019 - 24th Asia and South Pacific Design Automation Conference. Institute of Electrical and Electronics Engineers Inc., p. 210-215 6 p. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Particle accelerators
Hardware
Costs
Flip flop circuits
Edge detection