If you made any changes in Pure, your changes will be visible here soon.

Research Output 1986 2019

Filter
Article
1987
7 Citations (Scopus)

ARCHITECTURE CONSIDERATIONS FOR HIGH SPEED RECURSIVE FILTERING.

Parhi, K. K., Chen, W. L. & Messerschmitt, D. G., Jan 1 1987, In : Proceedings - IEEE International Symposium on Circuits and Systems. p. 374-377 4 p.

Research output: Contribution to journalArticle

Digital filters
Pipelines
Sampling
Decomposition
4 Citations (Scopus)

AREA-EFFICIENT HIGH SPEED VLSI ADAPTIVE FILTER ARCHITECTURES.

Parhi, K. K. & Messerschmitt, D. G., Dec 1 1987, In : Conference Record - International Conference on Communications. p. 858-862 5 p.

Research output: Contribution to journalArticle

Adaptive filters
Sampling
Decomposition
Adaptive filtering
Hardware
15 Citations (Scopus)

BLOCK DIGITAL FILTERING VIA INCREMENTAL BLOCK-STATE STRUCTURE.

Parhi, K. K. & Messerschmitt, D. G., Jan 1 1987, In : Proceedings - IEEE International Symposium on Circuits and Systems. p. 645-648 4 p.

Research output: Contribution to journalArticle

Digital filters
47 Citations (Scopus)

Concurrent Cellular VLSI Adaptive Filter Architectures

Parhi, K. K. & Messerschmitt, D. G., Jan 1 1987, In : IEEE Transactions on Circuits and Systems. 34, 10, p. 1141-1151 11 p.

Research output: Contribution to journalArticle

Adaptive filters
Sampling
Hardware
Adaptive filtering
Decomposition
26 Citations (Scopus)
iteration
flow graphs
Data flow graphs
Time varying systems
very large scale integration
2 Citations (Scopus)

On Optimizing Importance Sampling Simulations

Parhi, K. K. & Berkowitz, R. S., Jan 1 1987, In : IEEE Transactions on Circuits and Systems. 34, 12, p. 1558-1563 6 p.

Research output: Contribution to journalArticle

Importance sampling
Linear transformations
Electric delay lines
1988
17 Citations (Scopus)
IIR filters
very large scale integration
Pipelines
Decomposition
decomposition
1989
112 Citations (Scopus)

Algorithm Transformation Techniques for Concurrent Processors

Parhi, K. K., Jan 1 1989, In : Proceedings of the IEEE. 77, 12, p. 1879-1895 17 p.

Research output: Contribution to journalArticle

Supercomputers
VLSI circuits
Application specific integrated circuits
28 Citations (Scopus)

Concurrent Architectures for Two-Dimensional Recursive Digital Filtering

Parhi, K. K. & Messerschmitt, D. G., Jan 1 1989, In : IEEE Transactions on Circuits and Systems. 36, 6, p. 813-829 17 p.

Research output: Contribution to journalArticle

Digital filters
Mathematical operators
Hardware
10 Citations (Scopus)

Fully-static rate-optimal scheduling of iterative data-flow programs via optimum unfolding

Parhi, K. K. & Messerschmitt, D. G., Dec 1 1989, In : Proceedings of the International Conference on Parallel Processing. 1, p. 209-216 8 p.

Research output: Contribution to journalArticle

Scheduling
Signal processing
13 Citations (Scopus)

Look-ahead in dynamic programming and quantizer loops

Parhi, K. K., Dec 1 1989, In : Proceedings - IEEE International Symposium on Circuits and Systems. 2, p. 1382-1387 6 p.

Research output: Contribution to journalArticle

Dynamic programming
Pipelines
Parallel architectures
Decomposition
Processing
5 Citations (Scopus)

Nibble-serial arithmetic processor designs via unfolding

Parhi, K. K., Dec 1 1989, In : Proceedings - IEEE International Symposium on Circuits and Systems. 1, p. 635-640 6 p.

Research output: Contribution to journalArticle

Networks (circuits)
Numbering systems
210 Citations (Scopus)
Pipelines
Decomposition
Digital filters
Sampling
Systolic arrays
77 Citations (Scopus)
Digital filters
Pipelines
Decomposition
Processing
12 Citations (Scopus)

Rate-optimal fully-static multiprocessor scheduling of data-flow signal processing programs

Parhi, K. K. & Messerschmitt, D. G., Dec 1 1989, In : Proceedings - IEEE International Symposium on Circuits and Systems. 3, p. 1923-1928 6 p.

Research output: Contribution to journalArticle

Signal processing
Scheduling
1990
17 Citations (Scopus)
Differential pulse code modulation
Equalizers
Pipelines
Feedback
Microelectronics
1 Citation (Scopus)
dynamic programming
Dynamic programming
high speed
very large scale integration
complement
2 Citations (Scopus)

Quantization effects in high-speed pipelined recursive filters

Parhi, K. K., Munson, G. S. & Pham, L. Q., Dec 1 1990, In : ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. 3, p. 1743-1746 4 p.

Research output: Contribution to journalArticle

IIR filters
high speed
filters
Chebyshev filters
Numbering systems
1991
110 Citations (Scopus)

A systematic approach for design of digit-serial signal processing architectures

Parhi, K. K., Apr 1 1991, In : IEEE Transactions on Circuits and Systems. 38, 4, p. 358-375 18 p.

Research output: Contribution to journalArticle

Signal processing
Clocks
Parallel architectures
Adders
Hardware
13 Citations (Scopus)

Finite Word Effects in Pipelined Recursive Filters

Parhi, K. K., Jan 1 1991, In : IEEE Transactions on Signal Processing. 39, 6, p. 1450-1454 5 p.

Research output: Contribution to journalArticle

Poles
53 Citations (Scopus)

Pipelining in Algorithms with Quantizer Loops

Parhi, K. K., Jan 1 1991, In : IEEE Transactions on Circuits and Systems. 38, 7, p. 745-754 10 p.

Research output: Contribution to journalArticle

Differential pulse code modulation
Pipelines
Feedback
Decision feedback equalizers
Equalizers
15 Citations (Scopus)

Pipelining in Dynamic Programming Architectures

Parhi, K. K., Jan 1 1991, In : IEEE Transactions on Signal Processing. 39, 6, p. 1442-1450 9 p.

Research output: Contribution to journalArticle

Dynamic programming
Hardware
Parallel processing systems
Clocks
3 Citations (Scopus)

Register minimization in DSP data format converters

Parhi, K. K., Dec 1 1991, In : Proceedings - IEEE International Symposium on Circuits and Systems. 4, p. 2367-2370 4 p.

Research output: Contribution to journalArticle

Digital signal processing
191 Citations (Scopus)

Static Rate-Optimal Scheduling of Iterative Data-Flow Programs via Optimum Unfolding

Parhi, K. K. & Messerschmitt, D. G., Jan 1 1991, In : IEEE Transactions on Computers. 40, 2, p. 178-195 18 p.

Research output: Contribution to journalArticle

Optimal Scheduling
Unfolding
Data Flow
Signal processing
Scheduling
11 Citations (Scopus)

Unfolding and retiming for high-level DSP synthesis

Lucke, L. E., Brown, A. P. & Parhi, K. K., Dec 1 1991, In : Proceedings - IEEE International Symposium on Circuits and Systems. 4, p. 2351-2354 4 p.

Research output: Contribution to journalArticle

Scheduling
1992
41 Citations (Scopus)

A Fast VLSI Adder Architecture

Srinivas, H. R. & Parhi, K. K., Jan 1 1992, In : IEEE Journal of Solid-State Circuits. 27, 5, p. 761-767 7 p.

Research output: Contribution to journalArticle

Adders
17 Citations (Scopus)

An 85-MHz Fourth-Order Programmable IIR Digital Filter Chip

Hatamian, M. & Parhi, K. K., Jan 1 1992, In : IEEE Journal of Solid-State Circuits. 27, 2, p. 175-183 9 p.

Research output: Contribution to journalArticle

IIR filters
Digital filters
Clocks
FIR filters
Networks (circuits)
2 Citations (Scopus)

Concurrent architectures for two-dimensional recursive digital filtering

Parhi, K. K. & Messerschmitt, D. G., Jan 1 1992, In : IEEE transactions on circuits and systems. v, n, p. 813-829 17 p.

Research output: Contribution to journalArticle

Digital filters
Hardware
24 Citations (Scopus)
Hardware
Parallel architectures
Communication systems
Decomposition
17 Citations (Scopus)

High-speed VLSI arithmetic processor architectures using hybrid number representation

Srinivas, H. R. & Parhi, K. K., May 1 1992, In : Journal of VLSI Signal Processing. 4, 2-3, p. 177-198 22 p.

Research output: Contribution to journalArticle

High Speed
Square root
Binary
Complement
Multiplier
109 Citations (Scopus)

Synthesis of Control Circuits in Folded Pipelined DSP Architectures

Parhi, K. K., Wang, C. Y. & Brown, A. P., Jan 1 1992, In : IEEE Journal of Solid-State Circuits. 27, 1, p. 29-43 15 p.

Research output: Contribution to journalArticle

Data flow graphs
Networks (circuits)
Hardware
Resource allocation
Clocks
52 Citations (Scopus)
Digital signal processing
Networks (circuits)
8 Citations (Scopus)

Video Data Format Converters Using Minimum Number of Registers

Parhi, K. K., Jan 1 1992, In : IEEE Transactions on Circuits and Systems for Video Technology. 2, 2, p. 255-267 13 p.

Research output: Contribution to journalArticle

Pixels
1993
2 Citations (Scopus)
Speech coding
Degradation
Integrated circuits
Signal to noise ratio
Hardware
16 Citations (Scopus)

A Pipelined Adaptive Lattice Filter Architecture

Shanbhag, N. R. & Parhi, K. K., Jan 1 1993, In : IEEE Transactions on Signal Processing. 41, 5, p. 1925-1939 15 p.

Research output: Contribution to journalArticle

Differential pulse code modulation
Adaptive filters
Image compression
Pipelines
Hardware
20 Citations (Scopus)
Data flow graphs
Scheduling
Digital signal processing
Resource allocation
17 Citations (Scopus)

Parallel Adaptive Decision Feedback Equalizers

Raghunath, K. J. & Parhi, K. K., Jan 1 1993, In : IEEE Transactions on Signal Processing. 41, 5, p. 1956-1961 6 p.

Research output: Contribution to journalArticle

Decision feedback equalizers
Computational complexity
Hardware
36 Citations (Scopus)
Differential pulse code modulation
Adaptive filters
Signal to noise ratio
Hardware
Adaptive filtering
242 Citations (Scopus)

VLSI Architectures for Discrete Wavelet Transforms

Parhi, K. K. & Nishitani, T., Jan 1 1993, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 1, 2, p. 191-202 12 p.

Research output: Contribution to journalArticle

Discrete wavelet transforms
Hardware
High pass filters
Networks (circuits)
1994
1 Citation (Scopus)

A C-Testable Carry-Free Divider

Srinivas, H. R., Vinnakota, B. & Parhi, K. K., Jan 1 1994, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2, 4, p. 472-488 17 p.

Research output: Contribution to journalArticle

Adders
Testing
Hardware
10 Citations (Scopus)
Discrete wavelet transforms
Digital filters
Adders
FIR filters
Processing
20 Citations (Scopus)
Discrete wavelet transforms
FIR filters
Electric delay lines
Processing
21 Citations (Scopus)
Digital signal processing
Networks (circuits)
8 Citations (Scopus)

Fast radix 4 division algorithm

Srinivas, H. R. & Parhi, K. K., Dec 1 1994, In : Proceedings - IEEE International Symposium on Circuits and Systems. 4, p. 311-314 4 p.

Research output: Contribution to journalArticle

Costs
1 Citation (Scopus)

Finite-Precision Analysis of the Pipelined ADPCM Coder

Shanbhag, N. R. & Parhi, K. K., Jan 1 1994, In : IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing. 41, 5, p. 364-368 5 p.

Research output: Contribution to journalArticle

Differential pulse code modulation
Error analysis
14 Citations (Scopus)

Input compression and efficient VLSI architectures for rank order and stack filters

Adams, G. B., Coyle, E. J., Lin, L., Lucke, L. E. & Parhi, K. K., Jan 1 1994, In : Signal Processing. 38, 3, p. 441-453 13 p.

Research output: Contribution to journalArticle

Statistics
Sorting
Decomposition
8 Citations (Scopus)

Module selection and data format conversion for cost-optimal DSP synthesis

Ito, K., Lucke, L. E. & Parhi, K. K., Dec 1 1994, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. p. 322-329 8 p.

Research output: Contribution to journalArticle

Data flow graphs
Costs
Linear programming
37 Citations (Scopus)

Parallel Processing Architectures for Rank Order and Stack Filters

Lucke, L. E. & Parhi, K. K., Jan 1 1994, In : IEEE Transactions on Signal Processing. 42, 5, p. 1178-1189 12 p.

Research output: Contribution to journalArticle

Processing
Electric power utilization
Throughput
Electric potential
19 Citations (Scopus)

Pipelining of Lattice IIR Digital Filters

Chung, J. G. & Parhi, K. K., Jan 1 1994, In : IEEE Transactions on Signal Processing. 42, 4, p. 751-761 11 p.

Research output: Contribution to journalArticle

IIR filters
Digital filters
Transfer functions
Adaptive filtering
Poles